

### **Computer Organization & Assembly Language Programming**



CHIP Xor {	
IN a, b;	
OUT out;	
PARTS:	
Not(in=a, out=nota);	
Not(in=b, out=notb);	
And(a=nota, b=b, out=w1);	
And(a=a, b=notb, out=w2);	
Or(a=w1, b=w2, out=out);	
}	



### **Lecture # 02**

## HDL for Combinational Circuits - I



Slides of first half of the course are adapted from: <u>https://www.nand2tetris.org</u> Download s/w tools required for first half of the course from the following link: <u>https://drive.google.com/file/d/0B9c0BdDJz6XpZUh3X2dPR1o0MUE/view</u>



1110001100001000



## **Today's Agenda**

- Review of Boolean Logic and Gates
- Hardware Description Language
  - SystemVerilog
  - VHDL
  - Noam / Shimon HDL
- Design and Code following gates/chips using universal NAND gate
  - AND
  - OR
  - NOT
- How to use Hardware Simulator?
- How to do Interactive Chip Testing in h/w Simulator?





## Review Boolean Logic



## **Elementary Boolean Operations**

Gate	Symbol	Operator
And		A.B
Or		A + B
Not		A'
Nand		(A.B)'
Nor		(A+B)'
Xor		$A \oplus B$



## **Boolean Functions**

• An expression formed by binary variables, logical operators, parenthesis and an equal to sign. The value of a Boolean function can either be zero or one

$$f(x,y) = x'y + xy'$$

$$f(x, y, z) = xy'z + xyz$$

$$f(w, x, y, z) = w'x'y'z + wxyz$$



## **Boolean Identities**

$$(xy) = (yx)$$

$$(x + y) = (y + x)$$
Commutative law
$$x(yz) = (xy)z$$

$$(x + (y + z) = (x + y) + z)$$
Associative law
$$x(y + z) = xy + xz$$

$$x + (yz) = (x + y) + (x + z)$$
Distributive law
$$(xy)' = (x' + y')$$

$$(x + y)' = (x'y')$$
De Morgan law



## **Boolean Function Truth Table**

	X	У	Z	f
+ x'z	0	0	0	0
	0 0	1	1	
	 0	1	0	0
	0	1	1	1
	1	0	0	0
	1	0	1	0
	1	1	0	1
	1	1	1	1

Instructor: Muhammad Arif Butt, Ph.D.

f(x, y, z) = xy



**Truth Table** 



**Boolean Function** 

You can simplify a Boolean function using Boolean Identities or Karnough Map methods

Instructor: Muhammad Arif Butt, Ph.D.



## Hardware Description Language



## **Hardware Description Language**

- Hardware Description Language is a language that describes the hardware of digital system in textual form
- There are two applications of HDL processing
  - Hardware Simulation: We let our HDL programs run inside a h/w simulator to simulate and debug the design. The h/w simulator interprets the HDL and produce readable o/p, that predicts how the h/w will behave before it is actually fabricated
  - Hardware Synthesis: The HDL programs can be compiled into h/w implementation using synthesizer and h/w compilation tools. The output of h/w synthesizer is gate level netlist, which is later used to fabricate an IC or to layout a Printed Circuit Board (PCB)
- There are a variety of HDLs available in the market. The most common are SystemVerilog (based on C) and VHDL (Very high speed integrated circuit Hardware Description Language) (based on Ada)
- In this course we will be using a simple/minimal HDL designed and developed by Noam and Shimon (Designers of the course nand2tetris)
   Instructor: Muhammad Arif Butt, Ph.D.



## **Hardware Simulator**

- HDL simulators are software packages that simulate expressions written in one of the hardware description languages, like VHDL, Verilog, SystemVerilog, and so on
- Hardware Simulator that we will be using is designed and developed by students of Interdisciplinary Center Herzliya Efi Arazi School of Computer Science
- It can be used to build and test many different hardware platforms. In this course, we will use it to design a complete computer, called Hack -- a 16-bit computer equipped with a screen and a keyboard
- To design and build this Hack computer we need to write hdl programs for elementary gates, combinational circuits, sequential circuits, registers, RAM, ALU, control unit and its data path. Every time, we write these hdl programs, we will test and debug them on this hardware simulator
- This is how h/w engineers build chips for real:
  - First the h/w is designed tested and optimized on a software simulator
  - Later the resulting gate logic is committed to silicon



## **Design Process**



- Use the built-in Nand gate chip having interface Nand (a=, b=, out=)
- Design your logic circuit using this Nand gate only. OR. First design the And, Or and Not gates using this Nand gate and then use And, Or and Not gates to build the logic circuit as usual
- Write down the HDL program file specifying your logic circuit
- Test the chip in a hardware simulator
- Optimize the design
- Realize the optimized design in silicon Instructor: Muhammad Arif Butt, Ph.D.







## **Design of Or Gate Chip**





## **Design of And Gate Chip**









# Interactive Chip Testing on Hardware Simulator

The second secon

## How to Download the H/W Simulator?

• Type the following URL in your browser:

https://bitbucket.org/arifpucit/

- In the public repositories pain, click the *coal-repo* repository, containing all the source codes as well as the software tools used in this course
- In the left pane, click *Downloads* to download the entire repository on your system. Now on your system just check the contents of *tools* directory that you have just downloaded

Arif-MacBook:arifpucit-coal-repo/tools\$ ls		
HardwareSimulator.sh	HardwareSimulator.bat	
CPUEmulator.sh	CPUEmulator.bat	
Assembler.sh	Assembler.bat	
VMEmulator.sh	VMEmulator.bat	
JackCompiler.sh	JackCompiler.bat	
TextComparer.sh	TextComparer.bat	
builtInChips builtInVMCode	bin OS	



## **Starting the H/W Simulator**

- Follow the following steps to start the h/w simulator on UNIX/Mac OS:
  - > Open the terminal
  - $\succ$  Go to tools directory
  - > Set execute permissions of the file HardwareSimulator.sh
  - ➢ Execute it

•••	🖿 tools — -bash — 77×18		
(base) Arifs-MacBook-Pro:tools arif\$ ls			
Assembler.bat	JackCompiler.bat	VMEmulator.sh	
Assembler.sh	JackCompiler.sh	bin	
CPUEmulator.bat	os	builtInChips	
CPUEmulator.sh	TextComparer.bat	builtInVMCode	
HardwareSimulator.bat	TextComparer.sh		
HardwareSimulator.sh VMEmulator.bat			
(base) Arifs-MacBook-Pro	tools arif\$ chmod +x Ha	ardwareSimulator.sh	
(base) Arifs-MacBook-Pro	tools arif\$ ./Hardwares	Simulator.sh	







## Java Based H/W Simulator

e e Hardware Simulator (2.5)		
File View Run Help		
	Slow Fa	Animate: Format: View: Program flow 🗘 D 🗘 Scr 🗘
Chip Nam	Time : 0	
Input pins	Output pins	
Name Value	Name Value	
HDL		





#### **Exploring The Chip Logic** Hardware Simulator (2.5) - /Users/arif/Documents/01 Arif-CS223-COAL/Lecture Slides (Video Sessions)/0 Lecture Codes/02/Or.hdl File View Run Help Animate: Format: View: Scr... ᅌ Program flow 0 D... Fast Chip Nam... Or Time: 0 Input pins Output pins Value Value Name Name out а b 2. A table pops up, showing the input/output pins of the selected part (actually, its API), and their current values; 1. Click any one of the chip PARTS A convenient debugging tool. HDL Part pins Nand // File name: 02 Gate pin Value Part pin /\*\* а а Ø \* Or gate: b true 1 \* out = 1 if (a or b == 1) out w1 \* 0 otherw: \*/ CHIP Or { IN a, b; OUT out; PARTS: Nand(a=a, b=true, out=w1); Nand(a=b, b=b, out=w2); Nand(a=w1, b=w2, out=out);

## **Interactive Chip Testing**

🔴 😑 🌑 Hardware Simulator (	(2.5) - /Users/arif/Documents/01 Arif-CS2	23-COAL/Lecture Slides (Video Sessions)/0 Lecture Codes/02/Or.hdl
File View Run Help		
Chip Nam Or	Time : 0	1. <u>User:</u> changes the values of some input pins
Input pins	Output pins	2. Simulator: responds by:
Name Value a 0 b 1	Name Value out 0	<ul> <li>Darkening the output and internal pins, to indicate that the displayed values are no longer valid</li> <li>Enabling the <i>eval</i> (calculator-shaped) button.</li> </ul>
HDL	Internal pins	
<pre>// File name: 02/0r.hdl /**  * Or gate:  * out = 1 if (a == 1 or b == 1)  *</pre>	Name Value W1 1 W2 1	

## **Interactive Chip Testing (cont...)**

🔴 😑 🌒 Hardware Simulator (	2.5) - /Users/arif/Documents/01 Arif-CS2	223-COAL/Lecture Slides (Video Sessions)/0 Lecture Codes/02/Or.hdl
File View Run Help		
Chip Nam Or	Time: 0	Animate P 1. <u>User:</u> changes the values of some input pins
Input pins	Output pins	2. <u>Simulator:</u> responds by:
Name Value a 1 b 1	Name Value out 1 Re- calc	<ul> <li>Dimming the output and internal pins, to indicate that the displayed values are no longer valid</li> <li>Enabling the <i>eval</i> (calculator-shaped) button.</li> <li>3. <u>User:</u> Clicked the <i>eval</i> button</li> </ul>
HDL	Internal pins	4 Simulator: re-calculates the values
<pre>// File name: 02/0r.hdl /**  * Or gate:  * out = 1 if (a == 1 or b == 1)  *</pre>	Name Value w1 0 w2 0	<ul> <li>of the chip's internal and output pins (i.e. applies the chip logic to the new input values)</li> <li>5. To continue interactive testing, enter new values into the input pins and click the <i>eval</i> button.</li> </ul>



### **Things To Do**

- Download H/W simulator along with other tools and programs from <u>https://bitbucket.org/arifpucit/</u> and run it on your system (Mac, Linux, Windows)
- Perform interactive chip testing of the chips designed from built-in NAND gate in today's session
- Practice writing HDL for some basic logic circuits using the (AND, OR, NOT) chips that we have designed today, and perform interactive chip testing of these newly designed chips
- Explore the GUI of the h/w simulator

Coming to office hours does NOT mean you are academically week!

O.k., and now you'll do exactly what I'm telling you !

Access