





# Computer Organization & Assembly Language Programming



```
CHIP XOR {
  IN a, b;
  OUT out;
  PARTS:
  Not(in=a, out=nota);
  Not(in=b, out=notb);
  And(a=nota, b=b, out=w1);
  And(a=a, b=notb, out=w2);
  Or(a=w1, b=w2, out=out);
}
```



@R1  
D=M  
@temp  
M=D

```
0000000000000001
1111110000010000
0000000000010000
1110001100001000
```


## Lecture # 15

### Instruction Set Architecture - II

```
#include<stdio.h>
#include<stdlib.h>
int main(){
  printf("Learning is fun with Arif\n");
  exit(0);
}
```

```
global main
SECTION .data
  msg: db "Learning is fun with Arif", 0Ah, 0h
  len_msg: equ $ - msg
SECTION .text
main:
  mov rax,1
  mov rdi,1
  mov rsi,msg
  mov rdx,len_msg
  syscall
  mov rax,60
  mov rdi,0
  syscall
```

```
0: b8 01 00 00 00
5: bf 01 00 00 00
a: 48 be 00 00 00 00 00
11: 00 00 00
14: ba 1b 00 00 00
19: 0f 05
1b: b8 3c 00 00 00
20: bf 00 00 00 00
25: 0f 05
```



Slides of first half of the course are adapted from:  
<https://www.nand2tetris.org>  
 Download s/w tools required for first half of the course from the following link:  
<https://drive.google.com/file/d/0B9c0BdDjz6XpZUh3X2dPR1o0MUE/view>


**Instructor: Muhammad Arif Butt, Ph.D.**



# Today's Agenda

---

- Five Dimensions of ISA
  1. Class of ISA
  2. Types and Sizes of Operands
  3. Operations (including control flow instructions)
  4. Memory Addressing Models and Addressing Modes
  5. Encoding an ISA





# Instruction Set Architecture (ISA)

---

- Every computer has an *Instruction Set Architecture (ISA)*, which is the set of instructions, registers, memory space and other features visible to the assembly language programmer
- It is an Interface between hardware and low-level software and sometimes referred to as a machine language, although it is not entirely accurate.
- Example ISAs: x86, ARM, MIPS, PowerPC, SPARC, RISC-V
- **Five dimensions of ISA:**
  1. Class of ISA
  2. Types and Sizes of Operands
  3. Operations (including control flow instructions)
  4. Memory Addressing Models and Addressing Modes
  5. Encoding an ISA



# 1. Classes of ISA



# Stack Based Machine

- Operands are implicit at the top of the stack for ALU operation. One operand for push/pop. The result is also stored at top of stack. (Maximum number of operands allowed is one)

- Sample Code :  $a = (b+c) * d - e$

push b

push c

add

push d

mul

push e


sub

pop a

- Attributes

- Short instructions
- Compiler is easy to write
- Inefficient code

- Example: Early machines are HP 3000/70. Today Java VM





# Accumulator Based Machine

- One operand is in the Accumulator register (implicit) and the other is in the memory (explicit). The result is stored in the Accumulator. (Only one operand allowed)

- Sample Code :  $a = (b+c) * d - e$

load b

add c

mul d


sub e

store a

- Attributes

- Simple design
- Short instructions
- Many load, store instructions

- Example: Early machines are DEC PDP-8, IBM 7090. Today used in DSP Processors





# Register-Register/Load-Store Machine

- Both operands are registers. Values in memory must be loaded into a register and stored back (Maximum number of operands allowed are three)


- Sample Code : **a = (b+c)\*d-e**

```
load r1, b
load r2, c
add r3, r1, r2
load r1, d
mul r4, r1, r3
load r1, e
sub r5, r4, r1
store r5, a
```

- Attributes

- Allows fast access to temporary values
- Reduced traffic to memory
- Simple fixed length instructions encoding
- Higher instruction count, and many load, store instructions

- Example: PDP-11, CRAY-1, MIPS, PowerPC, SPARC (RISC Arch)





# Register-Memory Machine

- There is no implicit operand, one input operand is in register and other is in memory. (Maximum number of operands allowed are three)

- Sample Code : **a = (b+c)\*d-e**

```
load r1, b
```

```
add r3 r1, c
```

```
mul r4, r3, d
```


```
sub r5, r4, e
```

```
store r5, a
```

- Attributes

- Small instruction count
- Instruction length varies
- Clock per instruction varies
- Harder to pipeline

- Example: IBM 360/370, Motorola 68000, VAX, 8086







## 2. Types & Sizes of Operands



# Types and Sizes of Operands

---

How is the type of the operand designated?

- The type of the operand is usually encoded in the opcode – e.g.,
  - LDB–load byte
  - LDW–load word
- Common operand types: (imply their sizes)
  - Character (8 bits or 1 byte)
  - Half word (16 bits or 2 bytes)
  - Word (32 bits or 4 bytes)
  - Double word (64 bits or 8 bytes)
  - Single precision floating point (4 bytes or 1 word)
  - Double precision floating point (8 bytes or 2 words)



# Registers


- The smallest amount of memory that actually resides inside the CPU is called Registers. Every CPU typically contains a few, easily accessed registers built from the fastest technology available. Their number and functions are a central part of the machine language
- Two most important registers that every architecture have are Instruction Pointer and Instruction Register

➤ **Program Counter / Instruction Pointer:** This register stores the address of the next instruction to be executed by the CPU

000000000000001001

➤ **Instruction Register:** This register is used to contain and later decode the instruction to be executed by the CPU

00100010 0011 0010







# 3. Operations



# Machine Operations

- Usually correspond to the operations that the hardware is designed to support
- Most computers generally provide full set of operations for the first three categories, i.e., arithmetic/logical, data transfer and control

Operator Type	
Arithmetic and Logical	Integer arithmetic and logical operations: add, subtract, multiply, divide, and, or, not.
Data Transfer	Move instructions with memory addressing
Control	Branch, jump, procedure call, return, trap
System	Synchronization, memory management instructions
Floating Point	Add, subtract, multiply, divide, compare
String	String move, string compare, string search
Graphics	Pixel and vertex operations, compression and decompression operation



# Machine Operations (cont...)

---

- The basic operations that we are interested right now are:

- **Arithmetic Operations:** add, subtract, ....

`ADD R2, R1, R3. // R2 <-- R1 + R3` where R1, R2, R3 are registers

`ADD R2, R1, foo // R2 <-- R1 + foo` where foo stands for the value of the memory location pointed at by the user-defined label foo

- **Logical Operations:** and, not, or, ...

`AND R1, R1, R2 // R1 <-- Bitwise AND of R1 and R2`

- **Flow Control:** Flow control instructions change the flow of control, i.e., instead of executing the next instruction, the program branches to the address specified in the branching instructions. Four types of control instructions are conditional branches, unconditional branches, procedure calls and procedure returns

`goto 200 // shift the flow of control to instruction at address 200`

`if cond goto 200 //if true shift the flow of control to instruction at addr 200`




# **4. Memory Addressing Models & Addressing Modes**





# Computer System





# Linear/Flat Memory Model

---

- A **linear memory model**, also known as the **flat memory model** refers to a memory addressing technique in which memory is organized in a single, sequential and contiguous address space
- In 1974, Intel introduced its 8-bit **Intel-8080 CPU** with an address bus of 16 bits. The designers of Intel 8080 processor used the linear memory model to access memory and the processor could access a total memory of 64K locations using the 16 lines of the address bus
- The addressing was simple, you put a 16-bit address on the address bus and you get back the 8-bit value that was stored at that address
- It is important to note that there is no necessary relation between the number of address lines in a memory system and the size of the data stored at each location. The 8080 stored 8 bits at each location, but it could have stored 16, 32, or even 64 bits at each location, and still have 16 memory address lines



# Segmented Memory Model

---

- A **segmented memory model** divides the system memory into groups of independent segments referenced by pointers located in the special CPU registers called segment registers
- In 1978 Intel introduced its 16-bit **Intel-8086 CPU** with an address bus of 20 bits, i.e., with a maximum memory support of 1MB
- Intel wanted to port all assembly programs running on 8080 to run on 8086 as well, that could address 16 times as much memory as 8080. To get the best of both worlds they introduced the segmented memory model in 8086
- To make this porting possible, Intel set up the 8086 so that a program could take some 64KB segment within the one megabyte of memory and run entirely inside it. This was done by the use of segment registers (CS, DS, SS, ES), which are basically memory pointers located in CPU registers indicating where, within the 8086's megabyte of memory a complete program ported from 8080 would begin
- Another logical argument in favor of a segmented memory model was that every program has three logical parts, the code, the data, and the program stack. These three logical parts of a program should appear as three distinct units in memory, but making this division is not possible in the linear memory model. The segmented memory model does allow this distinction as well



# Addressing Modes

---

- In assembly language programming, the term addressing modes refers to the way in which the operand of an instruction is specified. Different architectures support different addressing modes
- When an instruction requires two operands, the first operand is generally the destination, which contains data in a register or memory location and the second operand is the source. Generally, the source data remains unaltered after the operation
- The four basic modes of addressing are:
  - Register addressing mode
  - Immediate Addressing mode
  - Direct / Absolute addressing mode
  - Register Indirect addressing mode



# Addressing Modes Example

R1 = 400, R2 = 50, R3 = 27, R4 = 60, R5 = 500

**Register:** In register addressing mode, both the operands are placed in general purpose registers, and the register codes are specified in the instruction

add R1, R2 // R1 ← R1 + R2

**Immediate:** In this mode, one operand is in register and other is part of the instruction as a constant. Its limitation is that the range of constant/operand is restricted by available bits in the instruction

add R3, 54 // R3 ← R3 + 54

**Direct/Absolute:** In this addressing mode, one operand is in register and the other is in memory, whose effective address is part of the instruction

add R4, M[750] // R4 ← M[750] + R4

**Register InDirect:** In this addressing mode, one operand is in register and other is in the memory, whose address is placed in a register, which is specified in the instr.

add R2, @R5 // R2 ← M[R5] + R2

348	200
349	250
350	60
398	350
399	450
400	700
499	500
500	800
750	50
800	300
1000	65
1001	99



# Addressing the I/O Devices

---

- The way a microprocessor need to read/write different memory locations, similarly the microprocessor also need to read/write different I/O devices like the keyboard, mouse, monitor, printer, etc. This linking is also be called I/O Interfacing. An I/O interface acts as a communication channel between the processor and the externally interfaced device. The interfacing of the I/O devices can be done in two ways
  - **Memory Mapped I/O Interfacing:** Both memory and I/O devices have same address space. So addressing capability of memory become less because some part is occupied by the I/O. In memory mapped I/O, there are same read-write instructions for memory and I/O devices, so CPUs are cheaper, faster and easier to build
  - **Isolated I/O Interfacing:** The I/O devices are given a separate addressing region (separate from the memory). These separate address spaces are known as ‘Ports’. In isolated I/O, there are different read-write instructions for memory and I/O devices. x86-64 use Isolated I/O

**Note:** Data can be transferred between CPU and I/O devices in three modes, namely Program controlled I/O, Interrupt initiated I/O, and Direct Memory Access



# 5. Encoding of ISA



# Encoding of ISA

---

- What is the size of an instructions
  - Fixed length
  - Variable length
- How to encode the operations?
- How to encode the operands?
- How to encode the addressing modes?
- How to manage the flow control mechanism?







# Real World ISAs

Architecture	Type	# Opr	Data Size	Registers	Addr Size	Use
x86	Reg-Mem	2	8/16/32/64	4/8/24	16/32/64	Personal Computers
ARM	Reg-Reg	3	32/64	16	32/64	Cell phones, embedded
MIPS	Reg-Reg	3	32/64	32	32/64	Work station, embedded
Alpha	Reg-Reg	3	64	32	64	Work station
SPARC	Reg-Reg	3	32/64	24-32	32/64	Work station, embedded
IBM360	Reg-Mem	2	32	16	24/31/64	Main frame
VAX	Mem-Mem	3	32	16	32	Mini Computer



# Things To Do

---



**Coming to office hours does NOT mean you are academically week!**