

### **Computer Organization & Assembly Language Programming**



CHIP Xor {	
IN a, b;	
OUT out;	
PARTS:	
Not(in=a, out=nota);	
Not(in=b, out=notb);	
And(a=nota, b=b, out=w1);	
And(a=a, b=notb, out=w2);	
Or(a=w1, b=w2, out=out);	
}	



1110001100001000

### **Lecture # 28**

### **Programming Model of x86 Architecture**





### **Today's Agenda**

- Intel 8080
  - Memory Model
  - Register Set
- Intel 8086
  - Memory Model
  - Register Set
  - Organization
  - Limitation of Intel Segmented Memory Model
- Intel 80386
  - Memory Model
  - Register Set
- AMD and Intel x86-64
  - Memory Model
  - Register Set





# **Intel 8080**

#### **Characteristics:**

- 8-bit data bus (register size)
- 16-bit address bus that could address 64 KiB of memory
- 4500 transistors
- 2 MHz
- 40-pin DIP package





## **Memory Model of Intel 8080**

- In 1974, Intel introduced its 8-bit **Intel-8080 CPU** with an address bus of 16 bits. The designers of Intel 8080 processor used the linear memory model to access memory and the processor could access a total memory of 64K locations using the 16 lines of the address bus
- This is called Linear memory model, also known as the Flat memory model, which refers to a memory addressing technique in which memory is organized in a single, sequential and contiguous address space
- The addressing is simple, you put a 16-bit address on the address bus and you get back the 8-bit value that is stored at that address
- It is important to note that there is no necessary relation between the number of address lines in a memory system and the size of the data stored at each location. The 8080 stored 8 bits at each location, but it could have stored 16, 32, or even 64 bits at each location, and still have 16 memory address lines





## **Register Set: 8080 Processor**

#### **Accumulator Register:**



#### **General Registers**



### Special Registers; 15





#### **Adddressing Modes:**

Immediate

**Instruction Set:** 

decrement

Data moving instructions

Input/Output instructions

Arithmetic - add, subtract,

Logic - AND, OR, XOR and rotate

subroutine, return from subroutine and restarts

- Register
- Direct
- **Register** indirect

#### Memory

increment

**OxFFFF** and Control transfer - conditional, unconditional, call l0x0000



# **Intel 8086**

#### Characteristics

- 16-bit data bus (register size)
- 20-bit address bus that could address 1 MiB of memory
- Introduced Segmented memory model
- Separate 8087 Floating Point Unit (Math co-processor)
- Used in low cost microcontroller now







## **Memory Model of Intel 8086**





### **Register Set: 8086 Processor**



## **Segmented Memory of 8086 Processor**





## **Segmented Memory of 8086 Processor**

#### **Example: Memory** FFFFFH. CS = 0x3F2A20-bits physical IP = 0x1B08address CS:IP = 3F2A:1B08**-**Extra Segment $P.A = CS * 10_{16} + IP$ (64KB) PA = 3F2A \* 10 + 1B08PA = 3F2A0 + 1B08 = 40DA8SEGMENT DISPLACEMENT 15 0 ≻Stack Segment Offset (64KB) 15 0 0 0 0 0 Segment ►Code Segment (64KB) SUM ≻Data Segment 19 (64KB) Physical Address (20bit)

#### Instructor: Muhammad Arif Butt, Ph.D.

00000H



### **Organization of 8086 Processor**

#### Memory







# Intel 80386

#### Characteristics:

- 32-bit data bus
- 32-bit address bus that could address 4 GiB of memory
- Introduced Protected memory
- Introduced the concept of paging and virtual memory





# **Memory Model of Intel 80386**

• Intel **8086** has an address bus of 20 bits and therefore can address a physical memory of up to 1 MiB. On the contrary Intel **80386** has an address bus of 32 bits and therefore can address a physical memory of up to 4 GiB. To ensure portability once again, Intel introduced Protected mode of memory addressing in 80386 and named the older memory addressing scheme of 8086 as Real mode

### • <u>Real Mode:</u>

- In real mode, irrespective of the total available memory, only first 1 MiB of memory can be accessed
- To translate a logical address to a physical address segment:offset (CS:IP) addressing is used (discussed on previous slides)

### • <u>Protected Mode:</u>

- This new mode of 80386 allows access to data and programs located above the first
  1 MiB of memory (extended memory), as well as within the first 1 MiB of memory
- The segment registers are now considered part of the operating system, you can neither read nor change them directly. They point to OS data structures that contain information to access a location
- 32-bit Protected mode supports much larger data structures than Real mode



## Intel 80386: L.A to P.A Translation





### **Register Set: 80386 Processor**





# Intel and AMD x86-64

#### Characteristics:

- 64 bit data/address bus and 3.8+ GHz
- 16-32 KiB on-chip data and instruction caches
- Super-scalar design with three parallel 12-stages pipeline, so can execute 3 instructions in each clock cycle
- Supports out of order execution, register renaming, improved branch prediction, and speculative instruction execution
- Pentium-III was an Intel brand/model based on 80686/P6 architecture, which introduced a new SIMD technology called Streaming SIMD Extension (SSE)
- Pentium-IV was an Intel brand/model based on 80686/P6 architecture, having a clock support of up to 3.8+ GHZ and support of hyper-threading technology



## Memory Model of x86-64

- The x86-64 architecture defines three general modes: *real mode*, *protected mode*, and *long mode* 
  - **Real Mode** is a compatibility mode that enables the CPU to run older realmode operating systems and software like DOS and Windows 3.1. In real mode the x86-64 CPU works just like an 8086, and supports real mode flat model and real mode segmented model
  - **Protected Mode** is also a compatibility mode that enables the CPU to run older operating systems like Windows 2000/XP/Vista/7 and their applications. In protected mode the x86-64 CPU works just like an 80386
  - Long Mode is a true 64-bit mode; and when the x86-64 CPU is in long mode, all registers are 64 bits wide, and all machine instructions that act on 64-bit operands are available. All 80386 registers are available, rather extended to 64 bits in width



## Memory Model of x86-64

- The layout of various segments of a process running on a Linux system is shown
- The x86-64 CPU chips that you can buy today implement 48 bit logical address for virtual memory (as shown), and 40 bits for physical memory
- The 64 bit Logical address can be broken down as:







**RFLAGS** 

### **Register Set: x86-64 Processor**

#### **General Purpose Registers**

64-bit register	Lowest 32- bits	Lowest 16-bits	Lowest 8-bits
r0/rax	eax	ax	al
r1/rbx	ebx	bx	bl
r2/rcx	ecx	сх	cl
r3/rdx	edx	dx	dl
r4/rsi	esi	si	sil
r5/rdi	edi	di	dil
r6/rbp	ebp	bp	bpl
r7/rsp	esp	sp	spl
r8	r8d	r8w	r8b
r9	r8d	r9w	r9b
r10	r10d	r10w	r10b
r11	r11d	r11w	r11b
r12	r12d	r12w	r12b
r13	r13d	r13w	r13b
r14	r14d	r14w	r14b
r15	r15d	r15w	r15b

255	127 0
ymm0	xmm0
ymm1	xmm1
ymm2	xmm2
ymm3	xmm3
ymm14	xmm14
ymm15	xmm15

**SSE Media Registers** 



#### **Segment Registers**





## **Things To Do**



### Coming to office hours does NOT mean you are academically week!