

Digital Logic Design



CHIP Xor {	pr
IN a, b;	
OUT out;	
PARTS:	
Not(in=a, out=nota);	Memor addres
Not(in=b, out=notb);	Inpu
And(a=nota, b=b, out=w1);	instruction
And(a=a, b=notb, out=w2);	address
Or(a=w1, b=w2, out=out);	
}	



Lecture # 01-04

Overview of Course and HDL



Slides of first half of the course are adapted from: <u>https://www.nand2tetris.org</u> Download s/w tools required for first half of the course from the following link: <u>https://drive.google.com/file/d/0B9c0BdDJz6XpZUh3X2dPR1o0MUE/view</u>



1110001100001000



- Required Textbooks:
 - Digital Design, by M. Morris Mano, Michael D. Ciletti, 6th Edition, ISBN: 978-93-530-6201-9
 - The Elements of Computing Systems, Building a modern computer, by Noam Nisan and Shimon Schocken, 2nd Ed, Published in 2020, ISBN-13: 978-0262640688
 - Introduction to Computing Systems: from bits and gates to C and beyond, by Yale Patt and Sanjay Patel, 3rd Ed, Published in 2020, ISBN13: 9781260150537





- Grades Website: <u>http://online.pucit.edu.pk</u>
- Resources Website: <u>http://arifbutt.me</u>
- Course Prerequisites : Nil
- Students Counseling hours:
 - Mentioned on <u>http://arifbutt.me</u>
- Teaching Assistant info:
 - Mentioned on <u>http://arifbutt.me</u>
- 24 hour turnaround for email: <u>arif@pucit.edu.pk</u>



Where to find stuff?

http://www.arifbutt.me

- Lecture Slides
- Quizzes + Assignments + Labs
- Announcements
- Teaching Assistants
- SOPs and Course related Policies
- Download s/w tools, codes and other resources required for the course from the following link:

https://github.com/arifpucit/

https://bitbucket.org/arifpucit/







- Please come to Labs (in time)
- Quizzes might be taken in class or in Lab, so don't miss
- Contents covered in the Lab will come in the Quizzes as well as in the Mid and Final exams



- Final exam: 40%
- Mid-exam: 35%
- Sessional: 25%
 - Surprise Quizzes: 15%
 - Assignments / Home Tasks: 10%





- There will be surprise quizzes, given at the start of a lecture, during <u>any</u> lecture. The total number of quizzes could be anywhere between 4 and 40
- NO LATE or MAKEUP SURPRISE QUIZZES, under any circumstances whatsoever
- Surprise quizzes are completely individual efforts
- Your best strategy is to play it safe attend every lecture and do the reading/programming assignments



- Academic integrity
- Both the cheater and the student who aided the cheater will be held responsible for the cheating



- The instructor may take actions such as:
 - require repetition of the subject work,
 - assign 'zero' or may be 'negative' marks for the subject work,
 - for serious offenses, assign an F grade for the course

Late Policy for Home Works and PA

- Late policy for Assignment, Quizzes, and other deliverables
 - No late Assignment submissions!
 - No late quizzes or exams!
- Sticking to dates is your responsibility!
 - Check announcements on lecture notes regularly
- Your best strategy is to play it safe submit everything on time



If you follow these 4 simple rules during the CS223 class, you'll make sure that you do well in the course:

- 1. Attend every lecture + Lab
- 2. Study/Understand the course material (textbook sections assigned + slides + Reading assignments), and practice the concepts on the provided tools (H/W simulator, CPU emulator, Assembler,...)
- 3. Submit everything (PAs, HWs, quizzes, exams) on time don't be late
- 4. Don't cheat



Overview of the Course



Problem Solving on Computer

- Human Thought
- Algorithms
- Applications Software
- Systems Software / Compiler
- OS/Runtimes
- Assembly Language
- Machine Language (Instruction Set Architecture)
- Microarchitecture (core + memory hierarchy)
- Logic Design
- Device Level
- Physical Design
- Semiconductors/Silicon used to build transistors
- Properties of atoms, electrons, resistors, capacitors



Two Recurring Themes

Abstraction:

- Use of abstraction is all around us
- Take me to the air port
- Go straight 1.2 km, then make a right turn, go down 500 m, then take a left, then go straight for another 750 m, then take a right and so on
- Abstraction is a technique for establishing a simpler way for a person to interact with a system, removing the details that are unnecessary for the person to interact effectively with that system
- It is a productivity enhancer don't need to worry about details, until some thing goes wrong! And then, it becomes important to understand the components and how they works together

Hardware vs. Software:

- Both are components of a computer system. Even if you specialize in one, you should understand capabilities and limitation of both
- Data types vs finite word length of a computer
- Functions vs function calling convention
- Recursion vs memory layout
- Pointers vs memory layout
- Data structures vs memory layout

A computer scientist can design much better solutions, when he/she has a mastery of both the worlds!

The Notion of Abstraction: (And Gate)

Every layer in CS is an abstraction.Depending on which layer you want to live at, you will have different views of the computer



- A transistor is an electronic device that has three ends: a source, a sink, and a gate
- An Intel processor measuring less than a square inch has well over 1.5 billion transistors on it



AND gate using NPN transistor





Review Boolean Logic



Elementary Boolean Operations

Gate	Symbol	Operator
And		A.B
Or		A + B
Not		A'
Nand		(A.B)'
Nor		(A+B)'
Xor		$A \oplus B$



Boolean Algebra

- Boolean Algebra (George Boole) is the branch of Algebra that deals with logical operations and Binary variables. (Elementary Algebra deals with numerical variables and arithmetic variables)
- Boolean Function is an expression formed by binary variables, logical operators, parenthesis and an equal to sign. The value of a Boolean function can either be zero or one. (Boolean Term can be a product term or sum term)

$$f(x, y) = x'y + xy'$$
$$f(x, y, z) = xy'z + xyz$$
$$f(w, x, y, z) = w'x'y'z + wxyz$$



Boolean Function Truth Table

- A Truth Table is a listing of all possible combinations of logical variables with the corresponding outputs.
- The number of rows in a Truth Table is 2ⁿ, where n is the number of variables.

		X	У	Z	f
f(x, y, z) = xy + x'z		0	0	0	0
		0	0	1	1
		0	1	0	0
		0	1	1	1
		1	0	0	0
		1	0	1	0
		1	1	0	1
		1	1	1	1



Truth Table



Boolean Function

You can simplify a Boolean function using Boolean Identities or Karnough Map methods

Instructor: Muhammad Arif Butt, Ph.D.



Representation of Boolean Functions using Logic Gates

- A logic gate is a device that implements basic logic functions
- Basic Gates (Not, And, Or)
- Special Gates (Xor, Xnor)
- Universal Gates (Nand, Nor)

Implement NOT gate, using NAND/NOR gates:





Representation of Boolean Functions using Logic Gates

- A logic gate is a device that implements basic logic functions
- Basic Gates (Not, And, Or)
- Special Gates (Xor, Xnor)
- Universal Gates (Nand, Nor)

Implement OR gate, using NAND/NOR gates:





Representation of Boolean Functions using Logic Gates

- A logic gate is a device that implements basic logic functions
- Basic Gates (Not, And, Or)
- Special Gates (Xor, Xnor)
- Universal Gates (Nand, Nor)

Implement AND gate, using NAND/NOR gates:





Boolean Identities

(xy) = (yx) (x + y) = (y + x) Commutative law: Changing the order/seque variables does not have any effect on output	nce of
x(yz) = (xy)z $(x + (y + z) = (x + y) + z)$ Associative law: Changing the which the logic operations are performed not have any effect on output	order in ed does
x(y+z) = xy + xz x + (yz) = (x + y) + (x + z)Distributive law	
(xy)' = (x'+y') (x+y)' = (x'y')De Morgan law	



Hardware Description Language



Hardware Description Language

- Hardware Description Language is a language that describes the hardware of digital system in textual form
- There are two applications of HDL processing
 - Hardware Simulation: We let our HDL programs run inside a h/w simulator to simulate and debug the design. The h/w simulator interprets the HDL and produce readable o/p, that predicts how the h/w will behave before it is actually fabricated
 - Hardware Synthesis: The HDL programs can be compiled into h/w implementation using synthesizer and h/w compilation tools. The output of h/w synthesizer is gate level netlist, which is later used to fabricate an IC or to layout a Printed Circuit Board (PCB)
- There are a variety of HDLs available in the market. The most common are SystemVerilog (based on C) and VHDL (Very high speed integrated circuit Hardware Description Language) (based on Ada)
- In this course we will be using a simple/minimal HDL designed and developed by Noam and Shimon (Designers of the course nand2tetris)
 Instructor: Muhammad Arif Butt, Ph.D.



Hardware Simulator

- HDL simulators are software packages that simulate expressions written in one of the hardware description languages, like VHDL, Verilog, SystemVerilog, and so on
- Hardware Simulator that we will be using is designed and developed by students of Interdisciplinary Center Herzliya Efi Arazi School of Computer Science
- It can be used to build and test many different hardware platforms. In this course, we will use it to design a complete computer, called Hack -- a 16-bit computer equipped with a screen and a keyboard
- To design and build this Hack computer we need to write hdl programs for elementary gates, combinational circuits, sequential circuits, registers, RAM, ALU, control unit and its data path. Every time, we write these hdl programs, we will test and debug them on this hardware simulator
- This is how h/w engineers build chips for real:
 - First the h/w is designed tested and optimized on a software simulator
 - Later the resulting gate logic is committed to silicon





- Design your circuit using the universal NAND gate only
- Write down the HDL program file specifying your logic circuit, using the built-in Nand gate chip having interface Nand (a=, b=, out=)
- Test the chip in a hardware simulator
- Optimize the design
- Realize the optimized design in silicon



You can also write down the HDL for the And, Or and Not gates using Nand gate and then use these And, Or and Not gates to build the logic circuit as usual



Design of Or Gate Chip





Design of And Gate Chip









Interactive Chip Testing on Hardware Simulator

How to Download the H/W Simulator?

• Type the following URL in your browser:

https://github.com/arifpucit/

https://bitbucket.org/arifpucit/

- In the public repositories pain, click the *coal-repo* repository, containing all the source codes as well as the software tools used in this course
- In the left pane, click *Downloads* to download the entire repository on your system. Now on your system just check the contents of *tools* directory that you have just downloaded

Arif-MacBook:arifpucit-coal-repo/tools\$ ls				
HardwareSimulator.sh	HardwareSimulator.bat			
CPUEmulator.sh	CPUEmulator.bat			
Assembler.sh	Assembler.bat			
VMEmulator.sh	VMEmulator.bat			
JackCompiler.sh	JackCompiler.bat			
TextComparer.sh	TextComparer.bat			
builtInChips builtInVMCode	bin OS			



Starting the H/W Simulator

- Follow the following steps to start the h/w simulator on UNIX/Mac OS:
 - > Open the terminal
 - \succ Go to tools directory
 - > Set execute permissions of the file HardwareSimulator.sh

Execute it

	🖿 tools — -bash — 77×18		
(base) Arifs-MacBook-Pro:tools arif\$ ls			
Assembler.bat	JackCompiler.bat	VMEmulator.sh	
Assembler.sh	JackCompiler.sh	bin	
CPUEmulator.bat	OS	builtInChips	
CPUEmulator.sh	TextComparer.bat	builtInVMCode	
HardwareSimulator.bat	TextComparer.sh		
HardwareSimulator.sh	VMEmulator.bat		
(base) Arifs-MacBook-Pro:tools arif\$ chmod +x HardwareSimulator.sh			
(base) Arifs-MacBook-Pro:tools arif\$./HardwareSimulator.sh			


Interactive Chip Testing Demo





Java Based H/W Simulator

	Hardware	re Simulator (2.5)
File View Run Help		
	Slow Fas	Animate: Format: View: Ist Program flow \bigcirc D \bigcirc Scr \diamondsuit
Chip Nam	Time : 0	
Input pins	Output pins	
Name Value	Name Value	
HDL		







Interactive Chip Testing

🛑 😑 🛑 Hardware Simulator ((2.5) - /Users/arif/Documents/01 Arif-CS2	23-COAL/Lecture Slides (Video Sessions)/0 Lecture Codes/02/Or.hdl
File View Run Help		
Chip Nam Or	Time : 0	Animuse I and the values of some input pins
Input pins	Output pins	2. Simulator: responds by:
Name Value a 0 b <u>1</u>	Name Value out 0	 Darkening the output and internal pins, to indicate that the displayed values are no longer valid Enabling the <i>eval</i> (calculator-shaped) button.
HDL	Internal pins	
<pre>// File name: 02/0r.hdl /** * Or gate: * out = 1 if (a == 1 or b == 1) *</pre>	Name Value w1 1 w2 1	

Interactive Chip Testing (cont...)

🔴 😑 🌑 Hardware Simulator (2.5) - /Users/arif/Documents/01 Arif-CS2	223-COAL/Lecture Slides (Video Sessions)/0 Lecture Codes/02/Or.hdl
File View Run Help		
Chip Nam Or	Time : 0	Animate Animate 1. <u>User:</u> changes the values of some input pins
Input pins	Output pins	2. <u>Simulator:</u> responds by:
Name Value a 1 b 1	Name Value out 1 Re- calc	 Dimming the output and internal pins, to indicate that the displayed values are no longer valid Enabling the <i>eval</i> (calculator-shaped) button. 3. User: Clicked the <i>eval</i> button
HDL	Internal pins	4 Simulator: re-calculates the values
<pre>// File name: 02/0r.hdl /** * Or gate: * out = 1 if (a == 1 or b == 1) *</pre>	Name Value w1 0 w2 0	 of the chip's internal and output pins (i.e. applies the chip logic to the new input values) 5. To continue interactive testing, enter new values into the input pins and click the <i>eval</i> button.



Designing Xor Chip



Chip Interface



Chip Interface:

- Chip interface is typically supplied by the chip architect; similar to an API, or a contract, which contains:
 - \succ Name of the chip
 - > Names of its input and output pins
 - Documentation of the intended chip operation



HDL for Xor Chip





HDL Some Comments



- HDL is a functional/declarative language
- The order of HDL statements is insignificant
- Before using a chip part, you must know its interface. For example: Not (in= ,out=), And (a= ,b= ,out=), Or (a= ,b= ,out=)



Interactive Chip Testing Demo





Class Quiz



Class Quiz (Part:1)

Write down the Truth Table of following Boolean Function that describes it's behavior. Also draw its logic diagram/circuit, which is the graphical representation of a Boolean Function that shows the wiring and connection of each logic gate is called a logic circuit

Note: For more than two inputs AND/OR gate cascade them as both operations are commutative as well as associative

$$f(x, y, z) = xy' + x'z + xyz$$



$$f(x, y, z) = xy' + x'z + xyz$$





Write down the HDL code of this circuit in file named Quiz.hdl f(x, y, z) = xy' + x'z + xyz



Assume that you have unlimited quantities of two inputs And, Or gate chips and single input Not gate chips

Not(in= ,out=)
And(a= ,b= ,out=)
Or(a= ,b= ,out=)



Class Quiz (Solution Part:2)

f(x, y, z) = xy' + x'z + xyz

```
/** Class Quiz */
CHIP Quiz {
  IN x, y, z;
  OUT out;
  PARTS:
  Not(in=x, out=notx);
  Not(in=y, out=noty);
  And (a=x, b=noty, out=w1);
  And (a=notx, b=z, out=w2);
  And (a=x, b=y, out=tmp1);
  And (a=tmp1, b=z, out=w3);
  Or(a=w1, b=w2, out=tmp2);
  Or (a=tmp2, b=w3, out=out);
```

Not(in= ,out=) And(a= ,b= ,out=) Or(a= ,b= ,out=)

Load this chip in the Hardware Simulator and verify the behavior of the function as described in the Truth Table by giving all possible inputs to the chip inside the Hardware Simulator

```
Instructor: Muhammad Arif Butt, Ph.D.
```



Representation of Boolean Functions

Company of Information

Representation of Boolean Functions

- A **minterm** is a product term obtained by ANDing the 'n' variables, with each variable being primed if the corresponding bit of the binary number is zero
- A **maxterm** is a sum term obtained by ORing the 'n' variables, with each variable being primed if the corresponding bit of the binary number is one
- \circ $\,$ Minterms and Maxterms are complement of each other $\,$
- A Boolean Function can be represented in any of the following forms:
 - Canonical Form
- AND-OR Sum of Minterms $f(x, y, z) = \sum (1, 3, 6, 7) = x'y'z + x'yz + xyz' + xyz$
- OR-AND Product of Maxterms $f(x, y, z) = \prod (2, 5) = (x + y' + z)(x' + y + z')$
 - Standard Form
- AND-OR Sum of Products f(x, y, z) = y' + xy + x'yz'
- OR-AND Product of Sums f(x, y, z) = x(y' + z)(x' + y' + z')
 - Non-Standard Form f(x, y, z) = (xy)(x + y) + yz

Note: Boolean functions in standard and non-standard form can be converted to canonical form by plugging in the missing values



Practice Questions

Given the following Boolean Functions, write down the Truth Table, draw logic circuit, and write the HDL. Count number of gates and number of levels. (Assume you have Not, And, Or chips in the current working directory)

$$f(x, y, z) = \sum (1, 3, 6, 7) = x'y'z + x'yz + xyz' + xyz$$

$$f(x, y, z) = \prod(0, 2, 5) = (x + y + z)(x + y' + z)(x' + y + z')$$

$$f(x, y, z) = x'z' + xy'z + yz$$

$$f(x, y, z) = x(y' + z)(x' + y' + z')$$

$$f(x, y, z) = (xy).(x + y) + yz$$

$$f(x, y, z) = (xy)' \cdot (x + y)' \cdot z$$



AND-OR to NAND

Given the following Boolean Functions in SOP, draw its logic circuit using AND-OR configuration. Can you implement it using NAND gates only? Write the corresponding Boolean function. Compare the truth table of both functions. Draw the logic circuit using NAND gates only. Write the HDL

$$f(x, y, z) = xy + xz + y'z'$$
$$f(x, y, z) = xz + x'z' + x'y$$
$$f(x, y, z) = xy + x'y' + y'z$$



OR-AND to NOR

Given the following Boolean Function in POS, draw its logic circuit using OR-AND configuration. Can you implement it using NOR gates only? Write the corresponding Boolean function. Compare the truth table of both functions. Draw the logic circuit using NOR gates only. Write the HDL

$$f(x, y, z) = (x + y)(x + z)(y' + z')$$

$$f(x, y, z) = (y' + z)(x' + y)(x' + z)$$



Summary of Concepts related to Boolean Functions

- Know how to draw a logic circuit from Boolean Function and vice-versa
- Know how to express a Boolean function as a Truth Table and viceversa
- Know how to convert a Boolean Function from Sum of Minterm to Product of Maxterm and vice-versa
- Know how to form a two-level gate structure from a Boolean function in sum of products form
- Know how to form a two-level gate structure from a Boolean function in product of sums form
- Know how to convert a AND-OR circuit to NAND
- Know how to convert a OR-AND circuit to NOR
 Instructor: Muhammad Arif Butt, Ph.D.



Gates Having More Than Two Inputs



And4way: Gate that ANDs 4 bits

- Suppose we want to design an AND gate chip with four inputs
- Although we can design it using the built-in NAND gate, but why to reinvent the wheel.
- Let us design it using the already designed AND gate chips with two inputs





Or4way: Gate that ORs 4 bits

• In a similar fashion, we can design an OR gate chip with four inputs using the already designed OR gate chips with two inputs



Or4way.hdl

```
CHIP Or4way{
    IN a,b,c,d;
    OUT out;
    PARTS:
    Or(a=a, b=b, out=w1);
    Or(a=w1, b=c, out=w2);
    Or(a=w2, b=d, out=out);
```

<u>**To Do:</u>** Design OR8way chip using two OR4way chips and a simple OR chip</u>







Gates Having Two Inputs Each of 16 Bits



Array Of Bits

- While designing hardware, a lot of times we need to manipulate a bunch of bits together and it is conceptually convenient to think about the bunch of bits that are manipulated together as one entity called busses
- Example: A chip that performs bit-wise AND of two 16 bit numbers. So the chip has two inputs each of 16 bits. The chip also has an output of 16 bits. So in reality, the chip has 32 wires feeding into it, and 16 wires going out of it, but still it's convenient to think about it as two numbers feeding in and one number feeding out



CHIP And16 {
IN a[16], b[16];
OUT out [16];
PARTS:
// Put your code here:
}



And16: Gate that AND two 16-bit Numbers



0 а n n 0 () ()= b 0 0 1 0 0 1 0 0 0 = () () out = 0 0 0 0 0 0 0 0 0 0 \mathbf{O} ()

To Do: Design And8 chip using two And4 chips and a simple And chip



And16.hdl	1	1	1	
CHIP And16{				
IN a[16], b	[16];			
OUT out[16]	;			
PARTS:				
And $(a=a[0],$	b = b[0],	out=out[0]);	
And $(a=a[1],$	b = b[2],	out=out[1]);	
And $(a=a[2],$	b = b[3],	out=out[2]);	
And(a=a[15],	b = b[15]], out=out[15]);	
1				



Or16: Gate that OR two 16-bit Numbers



0 а = n n 0 0 0 0b 0 0 1 0 0 0 1 0 = 0 1 0 () out = 1 0 1 0 $\mathbf{0}$ 0 1



	To Do: Design Or8 and Or4 chip, and
	then use four Or8 chips and one Or4
Or16.hdl	chip to build Or32 chip
CHIP Or16{	
IN a[16],	b[16];
OUT out[16];
PARTS:	
Or(a=a[0]], $b = b[0]$, out=out[0]);
0r(a=a[1]], $b = b[2]$, out=out[1]);
Or(a=a[2]], b = b[3], out=out[2]);
Or(a=a[1	5], b = b[15], out=out[15]);
}	

Not16: Gate that Perform Not of 16-bit Number



a = 0 0 1 0 1 1 0 1 0 0 1 0 1 0 1 0 1 0 out = 1 1 0 1 0 0 1 0 1 0 1 0 1 0 1 0 1



```
Not16.hdl
```

```
CHIP Not16{
```

```
IN a[16];
```

```
OUT out[16];
```

```
PARTS:
```

}

```
Not(in=a[0], out=out[0]);
Not(in=a[1], out=out[1]);
Not(in=a[2], out=out[2]);
```

```
Not(in=a[15], out=out[15]);
```



Concept of Sub-Buses

- Buses are indexed right to left: if foo is a 16-bit bus, Then foo[0] is the right-most bit (LSb), and foo[15] is the left-most bit (MSb)
- Buses can be composed from sub-buses, i.e., we can compose a 16 bit bus from two 8 bit buses
- Example: In the code snippet below, we have two 8 bit buses namely lsb and msb. In the first 16 bit value to And16 chip we plug in the 8 bits of lsb and the 8 bits of msb. Note the dotdot notation using which we can mention the sub range of a bus
- Lastly if you want to initialize an entire bus with zeros or ones, you can do so in one command by assigning "true" or "false" to the bus

```
...
IN lsb[8], msb[8], ...
...
And16(a[0..7]=lsb, a[8..15]=msb, b=..., out=...);
```







Gates Having More than 2 Input Variables each of 16 bits
Contraction of the second seco

And4way16

- Suppose now we need to build a chip that bit-wise And four 16 bit numbers. We can design this chip using three And16 chips each capable of Anding two 16 bit numbers
 - The first And16 chip will bit-wise And two 16 bit numbers and place the result in a variable, w1
 - The second And16 chip will bit-wise And the third 16 bit number with w1 and place the result in w2
 - The third Add16 chip will bit-wise And the fourth 16 bit number with w2 and generate the final output



And4way16.hdl



To Do: Design Or4way16 chip







What is a Built-in Chip?



Built-in Chips

General

- A built-in chip has an HDL interface and a Java implementation (e.g. here: Mux16.class)
- The name of the Java class is specified following the BUILTIN keyword
- Built-In implementations of <u>all</u> the chips that are supplied in the tools/buitInChips directory

Built-in chips are used to:

// Mux16 gate (example) CHIP Mux16 { IN a[16],b[16],sel; OUT out[16]. **BUILTIN Mux16;**

- Implement basic primitive gates to build other gates (Nand and DFF)
- Provide the functionality of chips that the user did not implement for some reason
- Improve simulation speed and save memory (when used as parts in complex chips)
- Implement chips that have peripheral side effects (like I/O devices)
- Implement chips that feature a GUI (for debugging)
- Built-in chips can be used either explicitly, or implicitly

<u>Note:</u> The supplied simulator software features built-in chip implementations of all the chips in the Hack chip set. If you don't implement some chips from the Hack chipset, you can still use them as chip-parts of other chips: Just rename their given stub files to, say, Mux16.hdl1. This will cause the simulator to use the built-in chip implementation



Explicit Use Of Built-in Chips

Hardware Simulator (1.4b1)	- G:\TECS\tools\builtIn\Mux16.hdl	
<u>File View R</u> un <u>H</u> elp		
		Animate: Format: View: Fact Program flow View: Decimal Screen View:
Chip Name : Mux16	Time : 0	
Input pins	Output pins	(The chip is loaded from the tools/buitIn
Name Va	lue Name Value	directory (includes executable versions
a[16] b[16]	0	
sel	0	of all the chips mentioned in the book).
		School Chip X
		Look in: 🗖 builtin 🔽 🖻 🏦 🖄 🔠
ны		AlfAdder.hdl
// MIT Press 2004. Book site: F	attp://www.w	inc16.hdl
// File name: tools/builtIn/Mu	ux16.hdJ	📓 Keyboard.hdl
/**		Mux.hdl
*16-bit multiplexor. If sel	^{=0 then} Standard interface.	Mux16.hdl
l'		Mux4Way16.hdl
CHIP Mux16 {		File name: Murd & hell
IN a[16], b[16], sel;		
		Files of type: HDL Files
BUILTIN Mux;	Built-in implementation.	
•		



Implicit Use Of Built-in Chips

```
/** Exclusive-or gate. out = a xor b */
CHIP Xor {
    IN a, b;
    OUT out;
    PARTS:
    Not(in=a,out=Nota);
    Not(in=b,out=Notb);
    And(a=a,b=Notb,out=aNotb);
    And(a=Nota,b=b,out=bNota);
    Or(a=aNotb,b=bNota,out=out);
}
```

- When any HDL file is loaded, the simulator parses its definition. For each internal chip Xxx(...) mentioned in the PARTS section, the simulator looks for an Xxx.hdl file in the same directory (e.g. Not.hdl, And.hdl, and Or.hdl in this example).
- If Xxx.hdl is found in the current directory (e.g. if it was also written by the user), the simulator uses its HDL logic in the evaluation of the overall chip.
- If Xxx.hdl is not found in the current directory, the simulator attempts to invoke the file tools/builtIn/Xxx.hdl instead.
- And since tools/builtIn includes executable versions of all the chips mentioned in the book, it is possible to build and test any of these chips before first building their lower-level parts.



Summary of Built-in Chips

- If you don't implement some chips, you can still use them as chipparts in other chips (the built-in implementations will kick in)
- Remember a chip cannot be used in its own implementation



What is Script Based Chip Testing



Simulation Options:

- Interactive
- Script Based: A test script is a series of commands to the simulator
 - With/without output file
 - With/without compare file





Script-base Simulation with an Output File

Xor.hdl	Xor.tst
CHIP Xor { IN a, b; OUT out:	Load Xor.hdl, test script output-file Xor.out,
<pre>PARTS: Not(in=a, out=nota); Not(in=b, out=notb); And(a=a, b=notb, out=aAndNotb); And(a=nota, b=b, out=notaAndb); Or(a=aAndNotb, b=notaAndb, out=out);</pre>	<pre>output-list a%B3.1.3 b%B3.1.3 out%B3.1.3; set a 0, set b 0, eval, output; set a 0, set b 1, eval, output; set a 1, set b 0, eval, output; set a 1, set b 1, eval, output;</pre>

The logic of a typical test script

- Initialize by loading an HDL file
- Can create an empty output file
- List the names of the pins whose values will be written to the output file
- Set-eval-output and repeat





Script-base Simulation with Compare File

Xor.hdl		Xor.tst		
CHIP Xor { IN a, b; OUT out; PARTS: Not(in=a, out=nota); Not(in=b, out=notb); And(a=a, b=notb, out And(a=nota, b=b, out Or(a=aAndNotb, b=not	<pre>Tested chip =aAndNotb); =notaAndb); aAndb, out=out);</pre>	Load Xor output-f compare- output-l set a 0, set a 0, set a 1, set a 1,	.hdl, ile Xor.out, to Xor.cmp, ist a%B3.1.3 k set b 0, ev set b 1, ev set b 0, ev set b 1, ev	test script D%B3.1.3 out%B3.1.3; al, output; al, output; al, output; al, output; al, output;

Simulation-with-compare-file logic

- If the script specifies a compare file, when each output command is executed, the outputted line is compared to the corresponding line in the compare file
- If the two lines are not the same, the simulator throws a comparison error

	Contornip
a b out	a b out
0 0 0	0 0 0
0 1 1	0 1 1
1 0 1	1 0 1
1 1 0	1 1 0





Loading A Script

Lie vew ten Help Minimate: Format. View: Decimal Decimal Dec	File Mew Mein Heip Image: Solution of the second state o
Image: Solution of the chip iself (.hdl file) may not be necessary, since the test script typically contains a "load chip"	Image: Streen with the street withe street with the street with the street with
Chip Name: Dor Name Value B Value	
Input pins Output pins Name Value a 0 b 0 b 0 To load a new script (.tst file), click this button; Interactive loading of the chip itself (.hdl file) may not be necessary, since the test script typically contains a "load chip" command. And (a=nota_b=b_out=w2); dc (a=w1,b=w2,out=w02); dc (a=w1,b=w2,out=w	Chip Name : Xor Time : 0
	Input pins Output pins Name Value a 0 b 0 Value 0 To load a new script (.tst file), click this button; Interactive loading of the chip itself (.hdl file) may not be necessary, since the test script typically contains a "load chip" command. And (a=nota_b=b,out=v2); or (a=v1,b=v2,out=out);



Script Controls

😹 Hardware Simulator (1.1b) - E:\project 1\Xor.hdl



Instructor: Muhammad Arif Butt, Ph.D.

_ D ×



Running A Script







Running A Script

😤 Hardware Simulator (1.1b) - E:\project 1\Xor.hdl





Viewing Output And Comparing Files

Image: Serie Series Image: Series Image:	Hardware Simulator (1.1b) - E:\project	1\Xor.hdl		×
Chip Name: Kor Time: Input pins Output pins Name Value a 1 b 1 output - file a %83.1.3 b %83.1.3 out §83.1.3 out §83.1.		📕 🍈 🛐 🛷 📊	Animate: Format: View: st Program flow Cecime Script Script	
Imput pins Output pins Name Value a 1 b 1 out 0 out 0 out 0 set a 0, set b 0, eval, output; set a 1, set a 1, set b 1, eval, output; set a 1, set b 1, eval, output; mot WXor (exclusive or) gate // Xor (in=aout=nota); out output; w2 out	Chip Name : Xor	Time : D	load Xor.hdl, output-file Xor.out, Compare	
Name Value a 1 b 1 <	Input pins	Output pins	compare-to Xor.cmp, output-list a%B3.1.3 b%B3.1.3 out%B3.1.3,	
HDL Internal pins // Xor (exclusive or) gate A // if a<>b out=1 else out=0 nota (// if a<>b out=1 else out=0 CHIP Xor { IN a,b; OUT out; PARTS: Not (in=a,out=nota); Not (in=b,out=notb); And (a=a,b=notb,out=w1); And (a=nota,b=b,out=w2); Or (a=w1,b=w2,out=out); }	Name Value a 1 b 1	Name Value out O	<pre>set a 0, set b 0, eval, output; set a 0, set b 1, eval, output; set a 1, set b 0, eval, output;</pre>	
Name Value # Xor (exclusive or) gate nota 0 # if a <b else="" out="0</td"> notb 0 CHIP Xor { w1 0 W1 0 W2 0 OUT out; w2 PARTS: w1 Not (in=a,out=nota); w2 Not (in=b,out=notb); and (a=a,b=notb,out=w2); Or (a=w1,b=w2,out=out); w	HDL	Internal pins	setal, setbl	
	<pre>// Xor (exclusive or) gate // if a<>b out=1 else out=0 CHIP Xor { IN a,b; OUT out; PARTS: Not (in=a,out=nota); Not (in=b,out=notb); And (a=a,b=notb,out=w1); And (a=nota,b=b,out=w1); Or (a=w1,b=w2,out=out); } </pre>	Name Value nota 0 notb 0 w1 0 w2 0	eval, output;	Þ



Viewing Output And Compare Files

Image: Store I
L
Chip Name : Xor Time : D a b out
Input pins Output pins I
Name Value a 1 b 1 b 1 Observation: This output file looks like a Xor truth table
HDL Internal pins
<pre>// Xor (exclusive or) gate // if a*>b out=1 else out=0 CHIP Xor { IN a,b; OUT out; PARTS: Not (in=a,out=nota); Not (in=b,out=notb); And (a=a,b=notb,out=w1); And (a=nota,b=b,out=w2); Or (a=w1,b=w2,out=out); } </pre>



Players Involved in a H/W Construction Project

System Architect:

- Decides which chips are needed, and for each chip the architect creates:
 - > A chip API
 - > A test script
 - ➤ A compare file

Developer:

- The above three files given to the developer provide a convenient specification of
 - ➤ The chip interface (.hdl file)
 - ➤ What the chip is supposed to do (.cmp file)
 - ➢ How to test the chip (.tst file)
- Developer tasks is to implement the chip using these resources