

### **Digital Logic Design**



CHIP Xor {	
TN - h	
IN a, D;	
OUT out;	Ι.
PARTS:	
Not (in-a out-nota) ·	
NOU(III-a, OUL-HOLA),	
Not(in=b, out=notb);	
And(a=nota, b=b, out=w1);	
And $(a=a, b=notb, out=w2);$	
Or(a=w1  b=w2  out=out)	
$O_{1}(a-w_{1}, b-w_{2}, out=out),$	
}	



## **Lecture # 17**

# **Design of Synchronous Sequential Circuits**



Slides of first half of the course are adapted from: https://www.nand2tetris.org Download s/w tools required for first half of the course from the following link: https://drive.google.com/file/d/0B9c0BdDJz6XpZUh3X2dPR1o0MUE/view



1110001100001000



### **Steps of Designing Synchronous Sequential Circuits**

- 1. Construct State Diagram from problem statement
- 2. Derive State Table from state diagram
- 3. Perform State Reduction, if possible (optional)
- 4. Do State Assignment and decide on number of Flip Flops to be used
- 5. Construct Excitation Table
- 6. Derive Circuit output and Flip Flop input equations
- 7. Draw the **Circuit Diagram**





# **Example 1**

**Problem Statement:** Design a sequence recognizer circuit that detects an input sequence of '1011'. The sequence recognizer outputs a '1' on the detection of this input sequence

# Step 1: Construct State Diagram

• **Problem Statement:** Design a sequence recognizer circuit that detects an input sequence of '1011'. The sequence recognizer outputs a '1' on the detection of this input sequence

Input	0	1	1	0	1	0	1	1	0	1	1	1	0	1	0	1	1	1	0	0
Output	0	0	0	0	0	0	0	1	0	0	1	0	0	0	0	0	1	0	0	0

- **State Diagram:** A state diagram consists of circles (which represent the states) and directed arcs that connect the circles and represent the transitions between states. In a state diagram:
  - The number of circles is equal to the number of states. Every state is given a label (or a binary encoding) written inside the corresponding circle
  - The number of arcs leaving any circle is **2**<sup>n</sup>, where **n** is the number of inputs of the sequential circuit
  - The label of each arc has the notation x/y, where x is the input vector that causes the state transition, and y is the value of the output during that present state
  - An arc may leave a state and end up in the same or any other state



# College of July deland

# **Step 2: Derive State Table**

• A **State Table** represents the time sequence of inputs, outputs and states in a tabular form. The state table of the given state diagram is given below:



Inputs of Combinational	f Circuit	Next State	Output
<b>Present State</b>	Input		
S0	0	SO	0
S0	1	<i>S1</i>	0
<i>S1</i>	0	<i>S2</i>	0
<i>S1</i>	1	<i>S1</i>	0
S2	0	SO	0
<i>S2</i>	1	<i>S3</i>	0
<i>S3</i>	0	<i>S2</i>	0
53	1	<i>S1</i>	1

Present	Next	State	Output			
State	X=0	X=1	X=0	X=1		
S0	<i>S0</i>	<i>S1</i>	0	0		
<i>S1</i>	<i>S2</i>	<i>S1</i>	0	0		
<i>S2</i>	<i>S0</i>	<i>S3</i>	0	0		
<i>S3</i>	<i>S2</i>	<i>S1</i>	0	1		



• State reduction means reducing the states of the state diagram, while keeping the input and output requirements unchanged



# codes to states. In the state diagram since we have four<br/>states, so two bit code is used. If there are unused states,States<br/>States

**Step 4:** State Assignment and Number of FF

then they are treated as don't care conditions during design.

State assignment is the process of assigning binary

Since	Assignment
S0	00
<i>S1</i>	01
<i>S2</i>	10
<i>S3</i>	11

Assignment

State

### **State Table with Symbolic States**

Inputs of Combinational	f Circuit	Next State	Output
<b>Present State</b>	Input		
S0	0	SO	0
S0	1	<i>S1</i>	0
<i>S1</i>	0	<i>S2</i>	0
<i>S1</i>	1	<i>S1</i>	0
S2	0	SO	0
S2	1	<i>S3</i>	0
<i>S3</i>	0	<i>S2</i>	0
<i>S3</i>	1	<i>S1</i>	1

### **State Table with Binary States**

Inputs of Combinational	f Circuit	Next State	Output
<b>Present State</b>	Input		
A B	X	A B	Y
0 0	0	0 0	0
0 0	1	0 1	0
0 1	0	1 0	0
0 1	1	0 1	0
1 0	0	0 0	0
1 0	1	1 1	0
1 1	0	1 0	0
1 1	1	0 1	1

**Step 5: Construct Excitation Table** 

• Suppose we decide to use JK and D Flip Flops.

Q <sub>t</sub>	Q <sub>t+1</sub>	J	K
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0

Q <sub>t</sub>	$Q_{t+1}$	D
0	0	0
0	1	1
1	0	0
1	1	1

Present State	Input	Next State	o/p	Flip-flops Inputs		
AB	X	A <b>B</b>	Y	$J_A$	<b>K</b> <sub>A</sub>	$\boldsymbol{D}_{\boldsymbol{B}}$
0 0	0	0 0	0	0	Х	0
0 0	1	0 1	0	0	Х	1
0 1	0	1 0	0	1	Х	0
0 1	1	0 1	0	0	Х	1
1 0	0	0 0	0	Χ	1	0
1 0	1	1 1	0	Х	0	1
1 1	0	1 0	0	Χ	0	0
1 1	1	0 1	1	Χ	1	1



# **Step 6: Derive Circuit o/p and FF i/p Equations**



JA = BX'



KA = BX + B'X'

Present State	Input	Next State	j o/p	Flip-flops Inputs		
AB	X	AB	Y	$J_A$	$K_A$	$D_B$
0 0	0	0 0	0	0	Х	0
0 0	1	0 1	0	0	Х	1
0 1	0	1 0	0	1	Х	0
0 1	1	0 1	0	0	Х	1
1 0	0	0 0	0	Х	1	0
1 0	1	1 1	0	Х	0	1
1 1	0	1 0	0	Х	0	0
1 1	1	0 1	1	Х	1	1





Y = ABX'



### **Step 7: Circuit Diagram**

- JA = BX' KA = BX + B'X'
- DB = X
- Y = ABX'





# **Example 2**

**Problem Statement:** Design a sequence recognizer circuit that detects three or more consecutive 1s in a string of bits coming through an input line. The output becomes 1 on detection of every third consecutive 1, otherwise it remains 0.

- Use D Flip Flops
- Use JK Flip Flops
- Use T Flip Flops

### **Steps of Designing Synchronous Sequential Circuits**

- 1. Construct **State Diagram** from problem statement
- 2. Derive **State Table** from state diagram
- 3. Perform State Reduction, if possible (optional)
- 4. Do **State Assignment** and decide on **number** of Flip Flops to be used
- 5. Construct Excitation Table
- 6. Derive Circuit output and Flip Flop input equations
- 7. Draw the **Circuit Diagram**

Instructor: Muhammad Arif Butt, Ph.D.





### **Example 3**

**Problem Statement:** Design the sequential circuit of following state diagram using:

- Use D Flip Flops
- Use JK Flip Flops
- Use T Flip Flops



#### **Steps of Designing Synchronous Sequential Circuits**

- 1. Construct **State Diagram** from problem statement
- 2. Derive **State Table** from state diagram
- 3. Perform State Reduction, if possible (optional)
- 4. Do State Assignment and decide on number of Flip Flops to be used
- 5. Construct Excitation Table
- 6. Derive Circuit output and Flip Flop input equations
- 7. Draw the **Circuit Diagram**



### Counters

- A counter is a special type of register that goes through a pre-determined sequence of states upon the application of input pulses
- Counters are used for:
  - Counting the number of occurrences of an event
  - Keeping time or calculating amount of time between events
  - Baud rate generation
- A w-bit counter consists of two main elements:
  - A w-bit register to store a w-bit value
  - A combinational logic to
    - Compute the next value (according to a specific counting function)
    - Load a new value of user/programmer choice
    - Reset the counter to a default value
- Examples:
  - Simple Up/Down Binary Counters
  - BCD Counter(s)
  - Gray Code Counter
  - Ring Counter
  - Johnson Counter



### Problem Statement: Design a 3 bit binary up counter using D Flip Flops



#### **Steps of Designing Synchronous Sequential Circuits**

- 1. Construct **State Diagram** from problem statement
- 2. Derive **State Table** from state diagram
- 3. Perform State Reduction, if possible (optional)
- 4. Do State Assignment and decide on number of Flip Flops to be used
- 5. Construct Excitation Table
- 6. Derive Circuit output and Flip Flop input equations
- 7. Draw the **Circuit Diagram**

Instructor: Muhammad Arif Butt, Ph.D.



**Problem Statement:** Design a 3 bit Grey Code counter using D Flip Flops

### **Steps of Designing Synchronous Sequential Circuits**

- 1. Construct State Diagram from problem statement
- 2. Derive **State Table** from state diagram
- 3. Perform State Reduction, if possible (optional)
- 4. Do **State Assignment** and decide on **number** of Flip Flops to be used
- 5. Construct Excitation Table
- 6. Derive Circuit output and Flip Flop input equations
- 7. Draw the **Circuit Diagram**

Instructor: Muhammad Arif Butt, Ph.D.

00

010

01

00

111

10



- The output of a Mealy Machine is determined by both its current state and current inputs
- The output of a Moore machine is determined by its current state only





- Practice

### Coming to office hours does NOT mean you are academically weak!

